LOGIC DRAWINGS

The symbology used in the LINC logic drawings is very similar to that used by Digital Equipment Corporation (DEC) of Maynard, Massachusetts. For a general explanation of this symbology, see DEC manual C-100. This manual also contains a description of each of the DEC logic packages used in the LINC. Other logic packages used in the LINC are described in volume 2 of the LINC Manufacturing Description.

DEC packages are identified by type numbers such as 4113, 4204, 4141, etc. Some of these packages can be jumpered internally to satisfy different loading conditions or to perform different logic functions. Packages used in the LINC indicate their jumpering configuration through suffixes appended to their type number. The package 4204, for example, appears as a plain 4204, a jumpered 4204A, and a jumpered 4204AC. The jumpering configuration specified by a suffix can be looked up in volume 2 of the LINC Manufacturing Description.

A broken line encloses each logic package or piece thereof that appears on a LINC logic drawing. The package type is written just inside the broken line. the packages frame location is written just outside. Minor variation from DEC symbology can always be resolved by looking up a particular package in the DEC manual and checking out the pins in questions. Grosser departures from DEC symbology are explained to the right,


TIMING DIAGRAMS


Timing diagrams are used to show that occurence and relationship of the various operations involved in the execution of an instruction. In this notation, each of the principal flip-flop registers is represented by a horizontal line. Time is measured along the line from left to right, and operations involving the register are marked at their proper time of occurence. The registers R, L, and Z are shown only in those instructions that involve them. Registers B, C, P, S, and A Tare always shown. The operation of memory is indicated by a line marked "M." When this line is displaced upward, memory is in its read phase: when it's displaced downward, memory is in its write phase. A conditional operation of memory is indicated by a broken line.

Most operations occur at one of the standard event times marked along the top of the diagram by the numbers 0, 1, 2, and 3 (representing time pulses t_0 , t_1 , t_2 , and t2). Some operations, however, occur at other times. The clearing of S, for example, occurs at the end of the memory write gate if memory is operated, Otherwise it occurs at time t2.

A vertical arrow indicates the modification of the contents of one register by the Tcontents of another. The type of modification involved is specified to the right of the arrow head. All other operations are indicated by small vertical slash marks. f a slash mark indicates the clearing of a register, the register line will end at the slash mark. If the slash mark indicates anything else, the name of the operation is specified to its right.

Parentheses around the name of an operation indicate it as being conditional, Notes to one side of the diagram will specify the condition. Parentheses around the head of an arrow or around a slash mark indicate that more than one kind of operation can occur. Notes to the side of the diagram will call out the different operations possible and will specify the conditions under which they occur.






Outputs: 1. Output pins are shown twice, once for each side of the flip-flop. In this example, the output pins are R and Z. The example indicates that:


when the flip-flop is a "zero," pin R is negative and pin Z is gnd. when the flip-flop is a "one," pin Z is negative and pin R is gnd.


- Inputs: 1. AC coupled inputs are always drawn as though connected to a pulse source, even when the input signal is not a pulse.
 - 2. "Clear" inputs may be drawn in either of the two ways shown.

FLIP-FLOP

CHANGES SYMBOLOGY AND NOTATION







MOTE


(I) SET UNIT


(2) MOTHS -An ; O-ECTE; I-WEHFF; O-PROFF


(I) SET MOTHER

M) FIRQUO - AL ..); AL .. - Sp-10


LINC INSTRUCTION THUMS











MOSE O → CY
1003 A → CY
180K +
180K CYO CYI CYZ CY3 CH CYS CY6 14,654 - 1 | = | | = | RANOK K NOTE: 1257 triggers on negative transition, i.e., on trailing edge of lymes. positive pulme. CYCLES AND TIME PULSES INTERNAL CLOCK 1007































































- 1. POWER RELAY (P) WHENEVER A CLOSED PATH CONNECTS -3 VOLTS TO THE P RELAY CONTROL, THE P CONTACTS
 CLOSE. ONCE CLOSED, THEY CAN BE OPENED AGAIN ONLY BY OPENING THE R CONTACT, i.e. BY PRESSING THE R BUTTON.
- 2. CONTACT NOTATION:

 A CONTACT WHICH IS CLOSED WHEN CONDITION "X" EXISTS.

 A CONTACT WHICH IS OPEN WHEN CONDITION "X" EXISTS.
- 3. "L" = LEFT BUTTON
 - "R" = RIGHT BUTTON
- 4. ONLY ONE OF THE TWO UNITS IS SHOWN, AS THEY ARE ESSENTIALLY IDENTICAL. DOTTED LINES INDICATE SECTIONS SHARED BY THE TWO UNITS, ie. THERE IS BUT ONE D.C. SUPPLY AND ONE PAIR OF MOTION RELAYS. IN ADDITION TO THE 115 VOLT LINE, THE TWO INDICATED LINES ARE CONNECTED TO THE OTHER UNIT. UNITS OPERATE INDEPENDENTLY SO FAR AS PUSH BUTTONS ARE CONCERNED. EACH UNIT HAS A SELECTION RELAY (5), WHICH, WHEN ACTIVATED, CONNECTS CONTROL TO THE Mo AND MI RELAYS. THESE MOTION RELAYS ARE CONTROLLED BY BMOTN. → AND BMOTN. → LEVELS DERIVED FROM THE MOTN. AND MOTN. FLIP-FLOPS IN THE CABINET. SEE DWG. 1025) NOTE THAT THE SUBSCRIPTS DO NOT REFER TO THE UNIT, i.e. BOTH FLIP-FLOPS ARE REQUIRED TO CONTROL. THE MOTION OF EITHER UNIT SELECTED. ONLY ONE UNIT WILL HAVE ITS SELECTION RELAY ACTIVATED AT ANY ONE TIME.

THE VARIOUS STATES ARE:


MOTN	, MOTN.	LEFT MOTOR	RIGHT MOTOR	RESULTANT MOTION
0	0	HALF VOLTAGE	HALF VOLTAGE	STOP
0	1	SHUNTED	FULL VOLTAGE	BACKWARD
1	0	FULL VOLTAGE	SHUNTED	FORWARD
		SHUNTED	FULL VOLTAGE	BACKWARD


5 THE VARIABLE RESISTOR ACTS AS A VOLTAGE DIVIDER SO THAT RATHER THAN COMPLETELY SHUNTING ONE MOTOR, AND APPLYING FULL VOLTAGE TO THE OTHER, A SMALL PART OF THE VOLTAGE MAY BE APPLIED TO THE TRAILING MOTOR. THIS PERMITS PROPER ADJUSTMENT OF TAPE TENSION.


7 70 1076


MOTOR -


NETWORK














NOTE 1: EACH CORE HAS TWO X SELECTION AND TWO Y SELECTION LINES RUNNING THROUGH IT. (SEE PICTORIAL ABOVE) THE DIGIT PLANES ARE DRAWN TWICE SCHEMATICALLY 50 THIS MAY BE MORE EASILY SEEN.

NOTE 2: THE "Y" MEMORY STACK ADDRESS IS WIRED FROM A SIMILAR SCHEMATIC.

LINC TAXABORESS WIRING MIT 1051 GL

FU (MA	<u>. U</u>		FRAME
NAME	<u> </u>	PIN	FRAME LOC
CHASSIS GND		1	
SOLENOID GND		17	
TCHAN ⁰	•	2	T20V
TCHAN1	•	18	T20W
MCHAN ⁰	•	3	T21V
MCHAN ¹	•	19	T21W
TM RETURN		4	T21gnd
D RETURN		20	T24gnd
DCHAN ⁰	•	5	T25V
DCHAN1	•	21	T25W
DCHAN2	•	6	T24V
DCHAN1	•	22	T24W
DCHAN3	•	7	T23V
DCHAN1	•	23	T23W
BMOTN!	•	8	U25F
BMOTH!	•	24	U25Y
BU ⁰	•	9	U25Z
BU ¹	•	25	U25X
	<u> </u>	10	
		26	
		11	
		27	
	<u></u>	12	
		28	
		13	
	\mathbf{L}	29	
		14	
		30	1
OY		15	
-18V		31	
-15V		16	l
-15 SOLENOID		32	

MAGNETIC TAPE CONNECTOR

31,74	Dec.	LINC	CHARGE AFF'S BARE
/032 CL	SHEEL	FANTAIL PIN ASSIGNMENTS	CHANGES

٢		(D	A)	
T	NAME		PIN	FRAME
Ī	TN ₀	•	1	WISL
ı	TN,	•	17	W18U
t	TN ₂	•	2	W15L
ı	TN ₃	•	18	W15U
ı	TN ₄	•	3	W12L
t	TN ₅	•	19	W12U
ı	TN ₆	•	4	W9L
, [TN ₇	•	20	W9U
Ť	TN ₈	•	5	W6L
t	TN,	•	21	W6U
ı	TN ₁₀	•	6	W3L
١	TH ₁₁	•	22	W3U
1	THEL	•	7	V23L
* 1	OPR10	•	23	U17P
	OPR11	•	8	U17T
	OPR12	•	24	U17W
	OPR13	•	9	U17Z
k	OPR14	•	25	U16H
	OPR15	•	10	U16L
	OPR16	•	26	U16P
	OPR17	•	11	U16T
-	XL7	•	27	U23Y
	XL10	•	12	U22H
¥	XLII	•	28	U22K
_	XL12	•	13	U22M
	XL13	•	29	U22P
4.	INTERNAL CLOCK	0	14	S9W
	INTREQ	•	30	#224
	BDOINFF 1	*	15	x 19x
		1		
			T	
	SAMEF1	•	32	VICH

Γ	FD (DB)			B)
t	NAME		PIN	LOC
T	UN ₀	•	1	X18L
t	UN,	•	17	X18U
t	UN ₂	•	2	X15L
ı	UN ₃	•	18	X15U
t	UN ₄	•	3	X12L
t	UN ₅	•	19	X12U
۱ ا	UN ₆	•	4	X9L
Ì	UN ₇	•	20	X9U
t	UN ₈	•	5	X6L
t	UN,	•	21	X6U
Ì	UN ₁₀	•	6	X3L
ŀ	UN ₁₁	•	22	X3U
7	UNEL	•	7	V22L
4	CLEL	•	23	V3F
7	BEGT	•	8	U25H
7	MINP	•	24	U25M
4	MOUT	•	9	U25K
	OPR0	•	25	U18H
	OPR1	•	10	U18L
	OPR2	•	26	U18P
	OPR3	•	11	U18T
×	OPR4	•	27	U18W
	OPR5	•	12	U18Z
	OPR6	•	28	U17H
	OPR7	•	13	U17L
-	XL0	•	29	U24H
	XL1	•	14	U24K
	XL2	•	30	U24M
+	XL3	•	15	U24P
	XL4	•	31	U235
	XL5	•	16	U23U
	XL6	•	32	U23W

Γ		FE	(DC	;)
T	HAME	1	PIN	FRAME
Γ	GA ₀	•	1	W25Z
r	GA ₁	•	17	W25W
r	GA ₂	•	2	W25T
٢	GA ₃	•	18	W25P
r	GA ₄	•	3	W25L
r	GA ₅	•	19	W25H
T	GA ₆	•	4	W24Z
T	GA ₇	•	20	W24W
t	GA _B	•	5	W24T
ţ	GA,	•	21	W24P
İ	GA ₁₀	•	6	W24L
t	GA ₁₁	•	22	W24H
-†	ALEL	•	7	U25P
ŀ	AREL	•	23	U25\$
t	SNo	•	8	WISF
Ì	SN ₁	•	24	WISY
ţ	SN ₂	•	9	W15F
Ì	SN ₃	•	25	W15Y
Ì	SN ₄	•	10	W12F
,	SN ₅	•	26	W12Y
1	SH ₆	•	11	W9F
İ	SN ₇	•	27	W9Y
ı	SN.	•	12	WOF
	SN ₉	•	28	W6Y
1	SN ₁₀	•	13	W3F
	SH ₁₁	•	29	W3Y
.*	SHEL	1	14	V22Z
			30	1
	mode o	\top	15	
	mod 1		3/	<u> </u>
	ourde 2		16	
	morder		33	

	FF	(D	D)
NAME		PIN	FRAME
BB ₀	•	1	W22Z
BB ₁	•	17	W22X
BB ₂	•	2	W22 V
BB ₃	•	18	W23Z
BB ₄	•	3	W23X
BB ₅	•	19	W23V
BB ₆	•	4	W23T
BB ₇	•	20	W23R
BB ₈	•	5	W23N
вв,	•	21	W23L
BB ₁₀	•	6	W23J
BB ₁₁	•	22	W23F
VN ₀	•	7	X18M
VN ₁	•	23	X18T
VN ₂	•	8	X15M
VN ₃	•	24	X15T
VN ₄	•	9	X12M
VN ₅	•	25	X12T
VN ₆	•	10	X9M
VN ₇	•	26	хэт
VN ₈	•	11	X6M
VN ₉	•	27	X6T
VN ₁₀	•	12	ХЗМ
VN ₁₁	•	28	X3T
× VNEL	•	13	V22T
BRO	•	29	W22T
BR ₁	•	14	W22R
× BR ₂	•	30	W22N
BR ₃	•	15	W22L
BR ₄	•	31	W22J
BR ₅	•	16	W22F
			T -

٢		(DI	(DE)		
r	NAME		PIN	FRAME	
۲	CHASSIS		J		
4	OV		17.		
†	ANCH17	•	2	V17X	
t	ANCH17	0	18	V17gnd _L	
┪			3		
t			19		
ľ			4		
4	OV±18 Return		20.	V15\$0	
4	+187		5	V1750	
أے	-18Y	1	21	V1950	
7	ANCH10	•	6	V18H	
I	ANCH10	0	22	V18gnd _U	
İ	ANCH11	•	7	V18M	
Ī	ANCH11	0	23	V18gnd _U	
İ	ANCH12	•	8	V18T	
Ì	ANCH12	0	24	V18gnd	
1	ANCH13	•	9	V18X	
4	ANCH13	◊	25	V 18gnd _L	
١	ANCH14	•	10	V17H	
-	ANCH14	\Q	26	V17gnd _U	
	ANCH15	•	11	V 17M	
	ANCH15	\Q	27	V17gnd _U	
	ANCH16	•	12	V17T	
	ANCH16	0	28	V17gnd	
_			13		
			29		
			14		
			30		
			15		
			31	1	
,	-15V		16		
	<u> </u>		32		

FJ (DF) NAME PIN FRAME CHASSIS 1				
NAME		PIN	FRAME	
CHASSIS		1		
OV		17,		
		2		
		18		
		3		
		19		
		4		
		20		
	T	5		
		21		
QKRESTART	•	6	V21H	
QKRESTART	D	22	V21D	
BCPL	•	7	V25J	
BCPL	٥	23	V25H	
BATPL	 	8	V25\$	
BATPL	D	24	V25T	
BPRESET	•	9	V25V	
BPRESET	D	25	¥25X	
BBEOP	•	10	V24J	
BBEOP	D	26	V24H	
BOPR-2.1	•	11	V245	
BOPR-2.1	۵	27	V24T	
BOPR-2.2	•	12	V24V	
BOPR-2.2	٥	28	V24X	
EXT CLOCK	-	13	MIE	
EXT CLOCK	D	29	MID	
+10Y	T	14		
+10V		` 30		
		15		
	1	31		
-15V	1	16		
OV	1	32		

TERMINAL FRAME CONNECTORS



	PIN	FRAME
	1	GD AT F.1
	17	
	2	V13F
	18	V13D
	3	V7F
	19	V7D
	4	
	20	
•	5	V21V
⊳	21	V21X
	6	V18E
	22	V19gnd
	7	V18R
	23	V19gnd
	8	V17E
	24	V16gnd
	9	V17R
	25	V16gnd
	10	V16F
	26	V16E
>	11	V23P
D	27	V23R
-	12	V23W
D	28	V23X
	13	VISK
	29	V19gnd
	14	V18V
	30	V19gnd
	+	V17K
 	+	V16gnd
 	+	V17V
	+-	V16gnd
	 □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □	18 3 19 4 20 5 5 21 6 22 7 23 8 24 9 25 10 26 11 D 27 12 D 28 13 29 14

SCOPE CONNECTOR

DATE	DAY.	LINC	CONTROL TALE UNITED
/033 CIL	SHEE! "E	FANTAIL PIN ASSIGNMENTS	CHANGES

	FL	(C	A)
NAME	T:-	PIN	FESE
OV		1	
OV		17	
RS]	•	2	Y14J
LSg	1	18	Y245
RSJ	1	3	Y14W
LS ₅	1	19	Y24U
RS ₁₀	1	4	X3F
LS	•	20	Y24M
RS11		5	X3Y
LS ¹	•	21	Y24P
LS	•	6	Y25W
LS ⁰	•	22	Y24H
LSi	•	7	Y25Y
LS)	•	23	Y24K
LSO	•	8	Y25\$
LSO	•	24	Y23W
LS.	•	9	Y25U
LS1	•	25	Y23Y
LS ₂	•	10	Y25M
LSŞ	•	26	Y23\$
LS ¹	•	113	Y25P
LS)	•	27	Y23U
LS ₃	•	12	Y25H
LS ⁰ 10	•	28	Y23M
LS ₃	•	13	Y25K
LS ₁₀	•	29	Y23P
LS ⁰	•	14	Y24W
RS ¹	•	30	Y15W
LS.	•	15	Y24Y
LS	•	31	Y7W
-15V		16	
-15V		32	

	FM	(C	B)
NAME		PIN	PRAME
OV		1	
OV		17	
XOESTOPPS	•	2	\$2U
ST400PB	\Q	18	\$135
ISTOPPB	•	3	\$3U
ST20PB	\Q	19	\$13R
RESUMEPB	\Q	4	\$12W
STRSPB	\Q	20	\$13T
STEPPB	\Q	5	\$10H
IBIPB	\Q	21	SIIT
PBLC	0	6	S8K
СВСРВ	*	22	SIIU
DOPB	0	7	\$12V
PBLB	\ \	23	S4U
PRESETPB	♦	8	5115
RS	1	24	Y18J
FILLSTEPPB	•	9	\$12T
RS]	•	25	Y18W
STEPEXPB	\Q	10	\$12U
RS.		26	Y17J
PBLA	♦	11	SIY
RS ¹	•	27	Y17W
FILLPB	0	12	\$12R
RS1	1	28	Y16J
EXAMPB	0	13	\$125
RS1	•	29	Y16W
MARKPB	0	14	\$130
RS]	•	30	Y15J
CLRPB	0	15	\$13V
AUTOPB	1	31	R2U
-15V		16	
-15V	+	32	

	FP		(CC)	
NAME		PIN	FRAME	
OY		1		
OY		17		
		2		
ssl	•	18	U23K	
/ RLSD	◊	3	K18W	
		19		
KSTR	\Q	4	U16Y	
		20		
KB1	•	5	X17F	
		21		
KB]	•	6	X17Y	
******		22		
KB1	•	7	X14F	
		23		
KB ¹ ₃	1	8	X14Y	
		24		
KB ¹	•	9	XIIF	
PBLD	•	25	X19U	
KB1	•	10	XIIY	
RDLF	\	26	K&J	
SS 1	•	11	U245	
RDLE	⋄	27	K8H	
SS.	•	12	U24U	
RDLD	0	28	KSF	
SS.]	•	13	U24W	
RDLC	· •	29	KSE	
SS	•	14	U24Y	
RDLB	0	30	K8X	
SS]	•	15	U23H	
RDLA	0	31	KSZ	
-15Y		16		
-15V		32	1	

	FN	(CI	D)
NAME		PIN	FRAME
OY		1	
OV		17	
SoLT		2	Y22Z
P ₃ LT		18	Y21T
S,LT		3	Y22X
P, LT		19	Y20Z
S ₂ LT		4	Y22V
P _S LT		20	Y20X
S ₃ LT		5	Y22T
P ₆ LT		21	Y20V
SALT		6	Y22R
P ₇ LT		22	Y20T
S _S LT		7	Y22N
P ₈ LT		23	Y20R
S ₆ LT		8	Y22L
P ₉ LT		24	Y20N
S ₇ LT		9	Y22J
C ₆ LT		25	Y19T
SaLT		10	Y22₹
C ₇ LT		26	Y19R
SoLT		11	Y21R
CaLT		27	Y19N
S ₁₀ LT		12	Y21N
C _o LT		28	Y19L
PoLT		13	Y21Z
C ₁₀ LT		29	Y19J
P1LT		14	Y21X
CIILT		30	Y19F
P ₂ LT		15	Y21V
AUDOUT		31	K17X
-15V		16	
-15V		32	


	FR	(C	E) FRAME LOC
NAME		PIN	FRAME
OV		1	
07		17	
RoLT		2	W21T
EXAMLT		18	S14R
R ₁ LT		3	W21R
MARKLT		19	\$14F
R,LT		4	W21H
CLRLT		20	\$14L
R ₃ LT		5	W21L
XOESTOPLT		21	S14Z
R ₄ LT		6	W21J
ISTOPLT		22	\$14X
R _s LT		7	W21 F
AUTOLT		23	\$14J
ECYLT		8	K17N
IBILT		24	\$14T
OCYLT		9	K17L
CBCLT		25	\$14V
XCYLT		10	K17J
CoLT		26	Y20L
ICYLT		11	K17F
CILT		27	Y20J
PAUSELT		12	K17T
C ₂ LT		28	Y20F
RUNLT		13	K17R
C ₃ LT		29	Y19Z
		14	
C ₄ LT		30	Y19X
FILLLT		15	\$14N
C ₅ LT		31	Y19V
-15V		16	
-15V		32	


	FS	(CF)	
HAME		PIN	L SSE
SOLGND		1	
SOLGND		17	
CHASSIS		2	
AıLT		18	W21X
B _O LT		3	Y21L
A ₂ LT		19	W21V
B ₁ LT		1 4	Y21J
A ₃ LT	L	20	W20Z
B ₂ LT		5	Y21F
A ₄ LT		21	W20X
B ₃ LT		6	X24Z
A ₅ LT		22	W20V
B ₄ LT		7	X24X
A ₆ LT	l	23	W2OT
B ₅ LT		8	X24V
A ₇ LT		24	W2OR
B ₆ LT	T	9	X24T
A ₈ LT		25	W20N
B ₇ LT		10	X24R
A ₉ LT		26	W20L
B ₈ LT		11	X24N
A ₁₀ LT		27	W20J
B ₉ LT		12	X24L
AIILT	T	28	W20F
B ₁₀ LT	T	13	X24J
LINKLT		29	K17Y
BijLT		14	X24F
RCHIME	•	30	R13Z
A ₀ LT		15	W21Z
RELIP ⁰	\Q	31	U16U
-15VSOL		16	
-15VSOL		32	


CONSOLE CONNECTORS


- 1/T

37 -









ENI

Msc 10	-	INSTRUCTION IN
ENFF	<i>//////</i> /	
INTREQ	3	
RFINTEF	<u> </u>	
DOINTEF	② 	· · · · · · · · · · · · · · · · · · ·
INTEI	RRUPT TIMING	ĠĠIJſ


- 1) t2. INTREQ. JMP. ENFF) 1- RFINTER O- ENFF
- @ GG NI · RFINTFF = 1- DOINTFF, 0- RFINTFF, INHIBIT P-S, 21-S
- 3 INTREA Should be removed by BCPL·BDOINTFF
- 1 Iff instruction in Local is OPR, I ENFF


COMMENTS ON INSTRUCTION IN LOC 21 WHEN DOINTER


1. NOXP is inhibited

This means that:


- @ JMP will kave JMP P in LOCO.
- 6 OPR will not affect p. Thus P-s at end of OPR will return immediately to the next instruction of the main program.
- 2. BCOMA is inhibited during OPR. This means that Accumulator is undisturbed unless willfully affected by asserting SNEL, TNEL, or CLEL.
 - Pisaddress of next instruction in main program.







ENI = MSC 10




O NOXP IFF CMET 2 NDXP IFF CMET

NEW SKIP INSTRUCTION


SIN (SKP6) "SKIP IFF PINFF" FLO (SKPI4) SKIP IFF FLOFF" ZZZ(SKPI5) SKIP IFF Z°

Note: SIN also clears PINFF

NEW INSTRUCTION AND MODIFIED CLR 1094



DISABLE INTERRUPT (DIN) MODIFICATION CLASSIC LINC 10-27-71 ROCISON



Notes: 1. Formerly used for Ext Clock, refer to Linc Drug. 1007

- 2. These gates were no longer used following a 1966 modification, refer to Line Drug. 1008. (true of LCF Lines also.)
- 3. PRESET used to connect to LISE and LIAS.